Introduction
Recent NAND Flash scaling trends have already been extended below 25 nm. The threshold voltage fluctuation (ÁV T ) caused by random telegraph noise (RTN) produces severe reliability problems in the read operation of NAND Flash memory as the cell size is scaled down. Consequently, it is widely considered that RTN affects cell reliability. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] Owing to the capture and emission of an electron at the trap state in the tunnel-oxide layer, RTN causes changes in both conducting carrier number and mobility. Previous research has attributed V T distribution widening by RTN to the percolation effect due to atomistic doping spread and trap location above the channel current paths. [12] [13] [14] [15] [16] Statistics of the V T instability can be examined by analyzing the cumulative distribution of ÁV T . 17) Both channel and source/drain (S/D) regions must be considered when examining how RTN affects NAND Flash memory. It is well known that omit to avoid program disturbance, the scaled cell gate length cannot increase the boron channel doping concentration. Correspondingly, the S/D doping must be reduced to suppress short channel effect (SCE) and program disturbance, [18] [19] [20] [21] [22] thus warranting a more thorough investigation of RTN for the cell with low or eliminated S/D doping levels. Even without S/D doping, fringing fields induced by neighboring floating gates (FGs) can produce an adequate number of surface electrons and achieve a sufficient string ON-current level. [23] [24] [25] [26] Several RTN-related studies involving SCE, S/D implantation, 18, 21) channel doping, cell shape, [27] [28] [29] and adjacent cell interference have been performed recently. 30, 31) Analyzing how RTN affects S/D regions is a priority concern owing to the reduction of S/D doping when the cell size is scaled down to sub-25 nm. However, to the best of our knowledge, exactly how the cell-to-cell S/D region affects RTN with various cell geometries and V pass in the NAND Flash string has not yet been explored.
By three-dimensional (3D) technology computer aided design (TCAD) simulations, in this work we simulated a complete discrete-acceptor and discrete-donor dopant profile with the RTN trap for the NAND Flash string. The RTN distribution amplitudes are also investigated with and without the S/D junction, where various V pass values and different cell shapes are considered. The results of this study remain valid, despite the fact that the feature size of cell dimensions approaches 15 nm. Therefore, the results of this study will contribute to the improvement of the V T distribution widening by RTN for the further scaled down NAND Flash memory.
Simulation Method
The statistical distribution of V T fluctuation amplitude is studied by performing a large number of 3D numerical simulations with a random placement of discrete acceptor (RDA) and donor (RDD) atoms, and a single electron trap at the tunnel oxide/substrate interface (Fig. 1) . Cell width and length are set to 22 nm, and the substrate average boron doping concentration of 1 Â 10 18 cm À3 is implemented. Two S/D profiles are prepared: one without S/D doping (S/D junctionless) and the other with a Gaussian profile of an arsenic implant with a low peak concentration of 1 Â 10 18 cm À3 . The coupling ratio (FG to control gate capacitance divided by the total capacitance) is set to 0.6 with 8-nmthick SiO 2 as the FG oxide. The statistical distribution of the V T fluctuation amplitude of a read cell is then obtained using the Monte Carlo (MC) procedure. 27, 28) Conventionally, with a highly doped S/D, the RTN effect arising only in the channel region has been studied. [27] [28] [29] [30] However, considering the recent S/D doping level reduction trend, both the channel region and S/D region should be taken into account. Figure 1 shows the RTN trap placement site (RTN region), deliberately extended over the channel and cell-to-cell S/D area. The V T value of a selected cell is extracted as the world line (WL) bias (voltage) that elicits a bit line (BL) current I BL of 100 nA. The BL and source line (SL) bias as are set to 0.1 and 0 V, respectively. All cells in the NAND string are assumed to be in the neutral state (i.e., no charge placed in FG). Additionally, RTN instabilities are examined, in which the statistical distribution of the single-trap fluctuation amplitude was considered, which was shown in Ref. 13 to be sufficient for an adequate description of NAND Flash memory. A single negative charge, which represents a trapped electron, is randomly placed in the channel or cell-to-cell S/D region (refer to Fig. 1 RTN region) at the tunnel-oxide/substrate interface, where its electrostatic property impacts the magnitude of the corresponding bit-line current reduction. 3D drift-diffusion simulation is carried out to estimate the I BL -V SCG (V SCG : selected cell CG bias) trans-characteristic with the trap empty (neutral) or filled (negatively charged) by one electron. Consequently, ÁV T is extracted as the V T difference between the case of a negatively charged state and a neutral trap state, which is randomly placed in the channel or cell-to-cell S/D region. More than 1000 MC runs are performed for each computation. The string current that is forced through a few narrow channels connecting SL to BL is greatly influenced by the positioning of discrete dopant atoms. The Coulomb potential associated with each impurity atom acts as a barrier for the current flow. Such current channels can be completely blocked by an electron trapped near one of them, causing a large I BL or V T variation. Figure 9 shows the average values of ÁV T from the cumulative distribution of ÁV T in Figs. 6 and 7. The average ÁV T is extracted from the contribution of 1) the channel region, 2) the S/D region, and 3) both the channel and S/D regions. The simulation is executed by distributing a single trap randomly in each region. The RTN effect along the W-direction must also be considered. A high ÁV T is crowded at the active-area edges (AA) along the W-direction (Fig. 8) . In other words, the RTN effect without an S/D junction strongly depends on V TðnÞ under constant V pass .
Results and Discussion
Next, the dependence of cell geometry on the ÁV T distribution is considered. The RTN effect with different cell shapes (i.e., rounding of the FG and AA) is estimated by simulating three cell shapes. Figures 10(a)-10(c) show the cross-sectional views along the L-and W-directions with sharp-edge device with the fully planar AA. In the case of B, corner rounding occurs at FG edges along the L-direction.
In the case of C, corner rounding occurs at both FG and AA edges along the W-direction. Case A has a uniform tunneloxide thickness over the entire AA, resulting in a strong electric field and current crowding at the AA edges. Case C exhibits a strong electric field and current crowding in the middle of the channel due to the AA edges rounding along the W-direction. Conventionally, the number of oxide traps in the S/D region is assumed to be larger than that immediately below the FG, which is attributed to the worse oxidation and post oxidation process conditions. However, the oxide trap density in the S/D region must be lowered to suppress RTN.
Conclusions
In this paper, we show that ÁV T strongly depends on the lateral position of a trap over the active area. RTN, the reduction in the number of surface states in the S/D region is crucial. The knowledge collected in this study will be useful to fix the V T distribution widening by RTN for the further down scaled NAND Flash. 
